Global Sources
EE Times-Asia
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

65nm FPGAs, clock ICs defy downturn

Posted: 26 Feb 2009  Print Version  Bookmark and Share Subscribe

Keywords: FPGA 65nm  IC clock  PLD reference design 

[Summary of tips] Seeking to grab share in a down market, PLD specialist Lattice Semiconductor Corp. has launched a three-prong attack.As part of the moves, Lattice has introduced its first 65nm FPGAs in the market. Aimed for the emerging ''mid-range'' sector, the LatticeECP3 line claims to be the industry's lowest-power, Serdes-capable FPGAs. S......
Please login or register with us to view this article>>
 

Article Comments - 65nm FPGAs, clock ICs defy downturn
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top