Networks 
USB 2.0 PHY on 40nm—What's the big deal?
[Summary of tips] By Navraj Nandra The Eyes Have ItSo what's the deal? If you look at USB 2.0 connector it has 4 pins: Dplus, Dminus, GND and 5V. For an embedded USB 2.0 PHY, the 5 V must be supported on the semiconductor technology that the rest of the chip uses. Today this is 65 or even 40 nm with 2.5 V or 1.8 V oxide. So the challenge is to b......
Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - USB 2.0 PHY on 40nm—What's the...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
