FPGAs/PLDs 
FPGA design tool suite boosts productivity
Keywords: FPGA suite design tool 7.2 ispLEVER
[Summary of tips] Lattice Semiconductor has announced Version 7.2 of their ispLEVER FPGA design tool suite with advanced place-and-route algorithms that are said to deliver higher performance results in as much as 30 percent less time. The ispLEVER 7.2 software also now supports Lattice's "clock boosting" flow for the LatticeECP2 and LatticeECP2......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - FPGA design tool suite boosts produc...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
