Global Sources
EE Times-Asia
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

Minimizing energy consumption with very low power mode in PolarPro FPGAs

Posted: 10 Nov 2008  Print Version  Bookmark and Share Subscribe

Keywords: low energy consumption  FPGA  power stand-by  application note 

[Summary of tips] The QuickLogic PolarPro family of devices has a new feature called Very Low Power (VLP) mode that allows the FPGA to shut down or power down when the system is in idle or power saving mode. This capability allows stand-by power to drop to less than 10µA. While in this mode the FPGA maintains its logic state so that when it......
Please login or register with us to view this article>>
 

Article Comments - Minimizing energy consumption with v...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top