Embedded 
Get smart about reset: Think local, not global
Keywords: digital design master reset FPGA designs
[Summary of tips] One of the commandments of digital design states, "Thou shalt have a master reset for all flip-flops so that the test engineer will love you, and your simulations will not remain undefined for time eternal."So, some may be surprised to learn that applying a global reset to your FPGA designs is not a very good idea and should be......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Globalfoundries launches 28nm signoff-ready digital design flows
- Grid-connected solar microinverter reference design using a dsPIC digital signal controller
- Scaling custom digital layout for next-generation chip design
- Cisco's digital camcorder carries clean design
- Digital isolator design guide
- Tool eases design, signal testing of digital radio
Article Comments - Get smart about reset: Think local, ...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
