Interface 
30Gbit/s Serdes with clock jitter cleaner debuts from TI
Keywords: Serdes clock jitter cleaner GbE
[Summary of tips] Texas Instruments introduced a four-channel Serdes IC that enables high-speed, bidirectional, point-to-point data transmission with up to 30Gbit/s. The device has the flexibility to be configured either as a XAUI or 10 GFC transceiver. This multirate transceiver supports a wide data bandwidth range from 600Mbit/s to 3.75Gbit/s ......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Address challenges in 40G/100G SerDes design, implementation
- FPD-Link III SerDes with bidirectional control channel for I2C
- Proper power-supply jumper settings for evaluating MAX9529/MAX9260 SerDes chipset
- Analog Bits releases Serdes IP for next-gen displays
- Basic test strategies, guidelines for EMI-/EMC-ready SerDes
- Understanding source-synchronous SerDes
Article Comments - 30Gbit/s Serdes with clock jitter cl...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
