Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Design tools support new ultralow power CPLDs

Posted: 29 Aug 2008  Print Version  Bookmark and Share Subscribe

Keywords: design tool  FPGA  CPLD 

[Summary of tips] Lattice Semiconductor has released the ispLEVER Classic ver 1.2 design tool suites that will support all its SPLD, CPLD and select FPGA families. In particular, Lattice's design tools now provide full production support for the new ultralow power ispMACH 4000ZE CPLD family and have been found user-friendly for some innovative n......
Please login or register with us to view this article>>
 

Article Comments - Design tools support new ultralow po...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top