Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     HDTV     PCIe     HDMI     sensor     WiMAX     FPGA
EE Times-Asia > Memory/Storage
 
 
Memory/Storage  

Understanding load capacitance and access time

Posted: 27 Aug 2008  Print Version  Bookmark and Share Subscribe

Keywords: bus standard  read access times  capacitive load effects 

[Summary of tips] Sometimes a design engineer can be tempted to place multiple devices on the same trace. This is especially true if there is no defined bus standard and reducing costs is critical. However, each of these devices will add its input capacitance to the trace which can cause problems. This application note examines how this added ca......
Please login or register with us to view this article>>
 

Article Comments - Understanding load capacitance and a...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top