DDR IP solutions speed up SoC design operation
Keywords: DRAM memory SoC design IP solution
[Summary of tips] Synopsys Inc. has introduced a full range of silicon- proven DesignWare DDR IP solutions for SoCs that need an interface to high-performance DDR3, DDR2 and DDR memory subsystems.The IP solutions provide memory system capacity reaching 1600Mbit/s, the maximum data-rate of the JEDEC DDR3 specification. These include configurable ......|
Registered already? Login to view complete content.
|

All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

















