Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     HDTV     PCIe     HDMI     sensor     WiMAX     FPGA
EE Times-Asia > Memory/Storage
 
 
Memory/Storage  

Implementing DDR2-400 memory interfaces in Spartan-3A FPGAs

Posted: 09 Jun 2008  Print Version  Bookmark and Share Subscribe

Keywords: DDR2-400  memory interfaces  FPGAs 

[Summary of tips] High-performance consumer products and their requirement for low-cost, high-bandwidth memory create demand for high-performance DDR2 memory interfaces. Xilinx offers a Memory Interface Generator (MIG) integrated in the CORE Generator software for ultimate design flexibility and ease-of-use. MIG is a free, user-friendly tool des......
Please login or register with us to view this article>>
 

votes:   Add to Favorites
Using ASM and a hardware module to i...
Interfacing multiple CAT24WCXX seria...
Article Comments - Implementing DDR2-400 memory interfa...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top