EDA/IP 
eInfochips launches IP tool for improved functionality
Keywords: verification IP SystemVerilog code
[Summary of tips] eInfochips Ltd launched what it claims as the first SystemVerilog verification IP that complies with the Open Verification Methodology and Advanced Verification Methodology (AVM) 3.0. The AVM 3.0 was developed with Mentor Graphics Corp. The company said its new tools would enable designers to better use key SystemVerilog functi......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - eInfochips launches IP tool for impr...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
