Embedded 
Use system models for better verification
Keywords: functional verification improve debugging efficiency sequential logic equivalence checking
[Summary of tips] RTL verification remains the bottleneck in digital hardware design. Industry surveys show that functional verification accounts for 70 percent of the total design effort. Yet, despite the emphasis on verification, more than 60 percent of all design tape-outs require a respin. The predominant cause is logic or functional flaws, ......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Use system models for better verific...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
