FPGAs/PLDs 
Eliminating I/O coupling effects when interfacing large-swing single-ended signals to user I/O pins on Spartan-3 Generation FPGAs
Keywords: Spartan-3 FPGAs I/O coupling
[Summary of tips] Spartan-3 Generation FPGAs support an exceptionally robust and flexible I/O feature set, such that the signaling requirements of most applications can easily be met. It is possible to program User I/O pins of these families to handle many different single-ended signal standards.The standard single-ended signaling voltage levels......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Inverting LVDS Signals for Efficient PCB Layout in Spartan-3 Generation FPGAs
- Using Suspend Mode in Spartan-3 Generation FPGAs
- Eliminating I/O coupling effects when interfacing large-swing single-ended signals to user I/O Pins on Spartan-3 Generation FPGAs
- Custom PCI timing budgets for Spartan-3 Generation FPGAs
- Custom PCI timing budgets for Spartan-3 generation FPGAs
Article Comments - Eliminating I/O coupling effects whe...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
