FPGAs/PLDs 
Custom PCI timing budgets for Spartan-3 generation FPGAs
Keywords: Spartan-3 FPGAs custom PCI timing
[Summary of tips] The PCI Local Bus Specification, Revision 3.0 (the PCI specification), defines two timing budgets. One timing budget is for use with 33 MHz operation, and the other timing budget is for use with 66 MHz operation. These two timing budgets define the I/O timing parameters for compliant 33 MHz and 66 MHz components.In open systems......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Inverting LVDS Signals for Efficient PCB Layout in Spartan-3 Generation FPGAs
- Using Suspend Mode in Spartan-3 Generation FPGAs
- Eliminating I/O coupling effects when interfacing large-swing single-ended signals to user I/O Pins on Spartan-3 Generation FPGAs
- Custom PCI timing budgets for Spartan-3 Generation FPGAs
- Eliminating I/O coupling effects when interfacing large-swing single-ended signals to user I/O pins on Spartan-3 Generation FPGAs
Article Comments - Custom PCI timing budgets for Sparta...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
