Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
EE Times-Asia > EDA/IP

'Openness' fulfills SystemVerilog promise

Posted: 01 Apr 2008     Print Version  Bookmark and Share

Keywords:openness  open SystemVerilog  Open Verification Methodology 

[Summary of tips] Krolikoski: OVM is a truly open SystemVerilog class library and methodology package that can be used free of any restraints imposed by either Cadence or Mentor.One of the ploys of many an EDA company releasing a technology is to call the technology "open." Unfortunately, "openness" is an imprecisely defined term, and much techn......
Please login or register with us to view this article>>

Article Comments - 'Openness' fulfills SystemVerilog pr...
*  You can enter [0] more charecters.
*Verify code:


Visit Asia Webinars to learn about the latest in technology and get practical design tips.

Back to Top