Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Catch the latest   Vital Signs     Tech Watch     In Asia
EE Times-Asia > T&M
 
 
T&M  

Handling multicore design patterns

Posted: 18 Feb 2008  Print Version  Bookmark and Share Subscribe

Keywords: embedded debug  multicore embedded microprocessors  asymmetric multiprocessing  DSP  network processor 

[Summary of tips] Consolidation is a long-standing trend in embedded design. It enables higher-performance embedded devices using fewer components at lower cost and power budgets. The latest round of this trend is the proliferation of multicore embedded microprocessors, offering multiple processor cores in a single package—with lower power......
Please login or register with us to view this article>>
 

votes:   Add to Favorites
The art of Mobile WiMAX testing
Use segmented memory to improve DAQ
Article Comments - Handling multicore design patterns
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top