Manufacturing/Packaging 
Memory compiler optimized for UMC 65nm LL process
Keywords: memory complier UMC LL process 65nm node
[Summary of tips] Faraday Technology Corp. has announced the availability of a memory compiler for UMC 65nm LL process. The 65nm LL memory solution features row redundancy, BIST test interface (BTI) and programmable sensing margin for manufacturing yield, and full-chip routability enhancement. The 65nm LL memory compiler is silicon-proven and is......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Memory compiler optimized for UMC 65...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
