Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Japan's Starc uses Cadence's CPF tech in ref flow

Posted: 24 Jan 2008  Print Version  Bookmark and Share Subscribe

Keywords: Common Power Format  reference flow  Si2 

[Summary of tips] Cadence Design Systems Inc. announced that Japan's Semiconductor Technology Academic Research Center (Starc) has released its next-generation ultralow-power PRIDE reference flow V1.5, incorporating the Common Power Format (CPF)-based Cadence Low-Power Solution. This reference flow also includes key litho-aware manufacturing (DF......
Please login or register with us to view this article>>
 

Article Comments - Japan's Starc uses Cadence's CPF tec...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top