Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Hybrid ASIC cuts SoC development costs

Posted: 26 Dec 2007  Print Version  Bookmark and Share Subscribe

Keywords: hybrid ASIC  standard cell  EDA tool  SoC development 

[Summary of tips] Mixed-signal ASIC company ChipX Inc. has introduced a hybrid ASIC, the implementation of a structured ASIC as IP on a standard cell device.The development approach allows for rapid and economical product line development, saving companies an average of three-to-five hundred thousand dollars in NRE and tooling costs and enabling......
Please login or register with us to view this article>>
 

Article Comments - Hybrid ASIC cuts SoC development cos...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top