Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Chip design complexity raises risks, warns cryptographer

Posted: 23 Nov 2007  Print Version  Bookmark and Share Subscribe 

Keywords:cryptographic error  encryption system  chip desig 

[Summary of tips] Weizmann Institute of Science professor and respected cryptographer Adi Shamir warned that increasing sophistication of computer chip design raises the risk that undetected bugs could be used to crack public key encryption systems."With the increasing word size and sophisticated optimizations of multiplication units in modern m......
Please login or register with us to view this article>>
 

Article Comments - Chip design complexity raises risks,...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist