Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Dealing with IP at 65nm and below

Posted: 01 Nov 2007  Print Version  Bookmark and Share Subscribe

Keywords: analog mixed/signal circuits  sub-micron CMOS technology  45nm process node 

[Summary of tips] The demand for connectivity intellectual property (IP) for high-speed serial buses such as USB 2.0, PCI Express, serial ATA, DDR2 and HDMI is increasing. This is because these standard interfaces are included in SoCs designed for applications such as single-chip recordable DVD codecs and MP3 players.To stretch the battery life ......
Please login or register with us to view this article>>
 

Article Comments - Dealing with IP at 65nm and below
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top