EDA/IP 
45nm designs demand efficient floorplans
Keywords: I/O planning 45nm design efficient floor plans
[Summary of tips] With the move to the 45nm process node, more chip designs are going to be pad-limited, and die sizes will be directly affected by how I/Os are placed and sequenced efficiently.While this is an impending technology crisis, most of the focus on 45nm issues today is within the intellectual property (IP) core area of the chip, beca......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - 45nm designs demand efficient floorp...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
