Global Sources
EE Times-Asia
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

Design flow improves DSP Fmax performance

Posted: 18 Oct 2007  Print Version  Bookmark and Share Subscribe

Keywords: design flow  FPGA  DSP  synthesis tool 

[Summary of tips] Mentor Graphics Corp. and Altera have unveiled a design flow that enables users to implement complex DSP algorithms in high-performance FPGAs directly from industry-standard ANSI C++.The design flow, based on Altera's Accelerated Libraries for Mentor Graphics' Catapult C Synthesis tool, delivers 50-80 percent DSP Fmax performan......
Please login or register with us to view this article>>
 

Article Comments - Design flow improves DSP Fmax perfor...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top