Embedded 
Cadence, Mentor unify SystemVerilog method
Keywords: hardware description language SystemVerilog OVM AVM
[Summary of tips] Cadence Design Systems Inc. and Mentor Graphics Corp. have joined forces to promote a common approach to the verification of design files based on SystemVerilog. The Open Verification Methodology (OVM), available under an Apache Version 2.0 open-source license, is a superset of a previous Cadence approach, called URM, and Mento......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Cadence, Mentor unify SystemVerilog ...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
