Interface 
Altera touts support for new JEDEC standard
Keywords: memory interfaces DDR3 SDRAM standard FPGA
[Summary of tips] Altera Corp. announced what it touts as the FPGA industry's first full-compliance support for high-performance DDR3 memory interfaces.Under the newly ratified JESD79-3 JEDEC DDR3 SDRAM standard, Altera's Stratix III family of FPGAs provides designers with the high-performance and low-power benefits of DDR3 memory that are becom......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Implementing DDR2-400 memory interfaces in Spartan-3A FPGAs
- Design guidelines for implementing external memory interfaces in Stratix II and Stratix II GX devices
- Creating high-speed memory interfaces with Virtex-II and Virtex-II Pro FPGAs
- Memory interfaces data capture using direct clocking technique
- Advantages of serial access in memory interfaces
Article Comments - Altera touts support for new JEDEC s...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
