EDA/IP 
RTL synthesis tool eases chip-level interconnect design
Keywords: chip-level interconnect design RTL synthesis floorplanning tool
[Summary of tips] Claiming a new "design with physical" approach that helps solve problems with chip-level interconnect, Cadence Design Systems this week plans to announce a new component of its Cadence LogIC design Team Solution. It integrates the Encounter RTL compiler synthesis tool with the First Encounter floorplanning tool so that synthesi......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - RTL synthesis tool eases chip-level ...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
