Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     HDTV     PCIe     HDMI     sensor     WiMAX     FPGA
EE Times-Asia > Memory/Storage
 
 
Memory/Storage  

16Mbit SDRAM design cuts SiP/MCP costs

Posted: 02 May 2007  Print Version  Bookmark and Share Subscribe

Keywords: 16Mbit SDRAM design  DFT architecture  SiPFLOW platform 

[Summary of tips] Optimized for the mobile handset market, Inapac Technology Inc. is sampling a 16Mbit SDRAM design based on its high-volume SiPFLOW platform that incorporates a design-for-test (DFT) architecture and production methodology.According to Inapac, the SiPFLOW platform enables SiP and MCP producers to minimize cost of ownership while......
Please login or register with us to view this article>>
 

votes:   Add to Favorites
Samsung makes 'densest' NAND flash a...
CC-certified smart cards suit securi...
Article Comments - 16Mbit SDRAM design cuts SiP/MCP cos...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top