Global Sources
EE Times-Asia
 
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

Implement low-power 65nm FPGA designs

Posted: 16 Apr 2007  Print Version  Bookmark and Share Subscribe

Keywords: low-power FPGA operation  FPGA lowering overall system cost  low-power design with FPGA 

[Summary of tips] This article explores the benefits of reduced power consumption. It also illustrates the many process and architectural innovations implemented in Virtex-5 devices.View the PDF document for more information.
 

Article Comments - Implement low-power 65nm FPGA design...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top