EDA/IP 
Fix timing closure problems
Keywords: timing closure on complex chip design FPGA design embedded IP
[Summary of tips] McElvain: For designers of complex chips, the controlled, more predictable timing convergence of physical synthesis is of higher value.Achieving timing closure on complex chip design resembles the old (pre-electronic) arcade game of Whack a Mole. The game has a table surface, where a number of holes have moles hiding in them. A......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Fix timing closure problems
Visitor0530
(To avoid code verification, simply login or register with us. It is fast and free!)
Search EE Times Asia
Peek at Hot Gadgets for 2012
