T&M 
Equivalence checker supports FPGA optimizations
Keywords: sequential optimizations FPGA equivalence checking combinatorial ASIC logic
[Summary of tips] To run formal equivalence checking on FPGAs today, designers typically have to turn off sequential optimizations made by synthesis tools. Startup OneSpin Solutions GmbH introduced a solution that makes FPGA equivalence checking practical by supporting those optimizations.While equivalence checking is widely used for ASIC design......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Equivalence checker supports FPGA op...
Visitor0214
(To avoid code verification, simply login or register with us. It is fast and free!)
Search EE Times Asia
Peek at Hot Gadgets for 2012
