FPGAs/PLDs 
Cut FPGA power usage
Keywords: FPGA power consumption FPGA design factors to consider minimize FPGA power consumption
[Summary of tips] With stricter system power limits, specs and standards that cap the total power consumed, system designers are increasingly challenged.Traditionally, ASICs and CPLDs have been clear winners in the low-power game. But CPLDs used in some low-power applications are losing their effectiveness, mainly due to relative high costs and ......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - Cut FPGA power usage
Visitor0530
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
