FPGAs/PLDs 
Design guidelines for implementing DDR and DDR2 SDRAM interfaces in Stratix III devices
Keywords: Stratix III DDR memory DDR2 DDR3 SDRAM
[Summary of tips] DDR2 SDRAM is the second generation of DDR SDRAM technology, with improvements that include lower power consumption, higher data bandwidth, enhanced signal quality, and on-die termination schemes. DDR2 SDRAM brings higher memory performance to a broad range of applications, such as PCs, embedded processor systems, image process......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Implementing PLL reconfiguration in Stratix III devices
- Implementing Bus LVDS interface in Cyclone III, Stratix III, and Stratix IV devices
- Using the design security feature in Stratix III devices
- DSP system design in Stratix III devices
- Using DDR3 SDRAM in Stratix III and Stratix IV devices
- Stratix III FPGAs support SGMII on LVDS I/Os
Article Comments - Design guidelines for implementing D...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
