Global Sources
EE Times-Asia
 
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

Tap high-speed FPGA transceiver for PHY

Posted: 16 Mar 2007  Print Version  Bookmark and Share Subscribe

Keywords: FPGA transceiver  choosing high-speed FPGA transceivers  design criteria for FPGA transceiver  considerations for choosing high-speed FPGA transceiver  Stratix II GX FPGA 

[Summary of tips] Many standards and protocols now use high-speed transceivers (Serdes) for the physical interface. These cover a variety of applications including communications, computer, industrial and storage systems, which need to move large quantities of data between chips and chips/modules, or across backplanes or cables. Yesterday's para......
Please login or register with us to view this article>>
 

Article Comments - Tap high-speed FPGA transceiver for ...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top