Global Sources
EE Times-Asia
 Challenges & Opportunities 2011     HDTV     PCIe     HDMI     sensor     WiMAX     FPGA
EE Times-Asia > Amplifiers/Converters
 
 
Amplifiers/Converters  

Clocking High-Speed A/D Converters

Posted: 27 Feb 2007  Print Version  Bookmark and Share Subscribe

Keywords: ADC  clock  PLL  CO  converter 

[Summary of tips] Extremely high-speed ADCs demand a low-jitter sample clock in order to preserve SNR. These 8bit and 10bit converters have best-case noise floors set by quantization noise. In this article, we look at the strategy for optimizing the performance of the sample clock based on PLL/VCO characteristics. This means minimizing overall i......
Please login or register with us to view this article>>
 

Article Comments - Clocking High-Speed A/D Converters
Comments:  
*  You can enter [0] more charecters.
*Verify code:
Related Datasheets
Part Number Description Category
ADC08D1500 High Performance, Low Power, Dual 8-Bit, 1.5 GSPS A/D Converter from the PowerWise® Family Cards and Modules

 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top