Clocking High-Speed A/D Converters
Keywords: ADC clock PLL CO converter
[Summary of tips] Extremely high-speed ADCs demand a low-jitter sample clock in order to preserve SNR. These 8bit and 10bit converters have best-case noise floors set by quantization noise. In this article, we look at the strategy for optimizing the performance of the sample clock based on PLL/VCO characteristics. This means minimizing overall i......|
Registered already? Login to view complete content.
|
| Part Number | Description | Category |
| ADC08D1500 | High Performance, Low Power, Dual 8-Bit, 1.5 GSPS A/D Converter from the PowerWise® Family | Cards and Modules |

All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!

















