Global Sources
EE Times-Asia
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

Minimize FPGA power consumption

Posted: 26 Feb 2007  Print Version  Bookmark and Share Subscribe

Keywords: FPGA  ASIC  CPLD  power management  programmable logic 

[Summary of tips] By Hezi SaarMActel Corp.With stricter system power limits, specs and standards that cap the total power consumed, system designers are increasingly challenged.Traditionally, ASICs and CPLDs have been clear winners in the low power game. But CPLDs used in some low-power applications are losing their effectiveness, mainly due to ......
Please login or register with us to view this article>>
 
 

Article Comments - Minimize FPGA power consumption
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."