Minimize FPGA power consumption
Keywords: FPGA ASIC CPLD power management programmable logic
[Summary of tips] By Hezi SaarMActel Corp.With stricter system power limits, specs and standards that cap the total power consumed, system designers are increasingly challenged.Traditionally, ASICs and CPLDs have been clear winners in the low power game. But CPLDs used in some low-power applications are losing their effectiveness, mainly due to ......|
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |

All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!

















