Embedded 
ST adopts Synopsys compiler for ASIC design
Keywords: STMicroelectronics Synopsys Inc. compiler design compiler
[Summary of tips] STMicroelectronics has deployed Synopsys Inc.'s Design Compiler topographical technology in its 90nm and 65nm ASIC design flow to eliminate design iterations and streamline the overall design cycle for its internal design groups and external customers.Design Compiler topographical technology uses the Galaxy Design Platform phys......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- STMicroelectronics reveals market, product strategy
- STMicroelectronics completes 20nm chip tapeout
- STMicroelectronics engine expands motion sensing in CE
- STMicroelectronics partnership to secure NFC apps
- STMicroelectronics package enables 40% thinner power chips
- STMicroelectronics ships one billionth MEMS device
Article Comments - ST adopts Synopsys compiler for ASIC...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
