Networks 
Design an M-LVDS clock distribution network
Keywords: AdvancedTCA-compliant M-LVDS clock distribution network design clock distribution network design LVDS design Davor Glisic National Semiconductor
[Summary of tips] Short, narrow stubs coupled with signal drivers that have controlled output edge-rates are the key to increased noise margin and improved overall performance of any multipoint network. By keeping this in mind and following PCB design recommendations, reliable clock distribution networks can be designed with ease.View the PDF do......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Design an M-LVDS clock distribution ...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
