T&M 
Cadence, Source III partner for improved test validation
Keywords: Cadence Source III ATPG Verilog Encounter Test ATPG
[Summary of tips] Cadence Design Systems Inc. and Source III Inc. are collaborating to enable improved test validation and faster test conversion for enhanced chip quality.The joint effort expands silicon design chain by including validation by Source III of test programs developed on the proprietary Cadence Encounter Test ATPG platform, as well......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - Cadence, Source III partner for impr...
Visitor0530
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
