Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Design high-speed PCBs using parallel method

Posted: 16 Oct 2006  Print Version  Bookmark and Share Subscribe

Keywords: board layout  PCB layout  PCB parallel design  high speed PCB design  parallel placement 

[Summary of tips] Here's a parallel design method for a handset that can help ease challenges to PCB design brought by higher speed and integration in smaller devices.View the PDF document for more information.
 

votes:   Add to Favorites
DFT rule checkers glue design togeth...
Deliver IPTV to the digital home
Article Comments - Design high-speed PCBs using paralle...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top