Global Sources
EE Times-Asia
Stay in touch with EE Times Asia
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Toshiba adopts Cadence solution for 65nm design

Posted: 30 Aug 2006  Print Version  Bookmark and Share Subscribe 

Keywords:CDNS  Cadence Design  Toshiba  Cadence QRC Extraction  65nm design flow 

[Summary of tips] Cadence Design Systems Inc. announced that Toshiba has adopted Cadence QRC Extraction for its most advanced 65nm design flows. Cadence QRC Extraction provides silicon-accurate parasitic extraction for next-generation process nodes, including sensitivity-based and chemical-mechanical polishing model-based extraction."To address ......
Please login or register with us to view this article>>
 


Article Comments - Toshiba adopts Cadence solution for ...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
 
 
Back to Top