Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011     MCU     MEMS     IGBT     processor     LED     RFID
EE Times-Asia > EDA/IP
 
 
EDA/IP  

Accelerate FPGA design success with early defect discovery

Posted: 16 Feb 2006  Print Version  Bookmark and Share Subscribe

Keywords: darren zacher  mentor graphics  fpga design  fpga designer kit  fpga defect discovery 

[Summary of tips] Having better upfront visibility into possible defects in HW/SW interaction can prevent the need for FPGA respins.View the PDF document for more information.
 

votes:   Add to Favorites
QIP metric streamlines the process
Fast simulation of complex analog ci...
Article Comments - Accelerate FPGA design success with ...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top