EDA/IP 
Language standards from IEEE open choices
Keywords: richard goering cadence design system accellera systemc systemverilog
[Summary of tips] Once seen as potentially competitive, SystemC and SystemVerilog languages appear to be settling into largely complementary niches.SystemVerilog became the ieee 1800 standard in November, while SystemC became IEEE 1666 in December. Before submission to the IEEE, SystemVerilog was extensively developed by the Accellera standards ......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - Language standards from IEEE open ch...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Search EE Times Asia
Peek at Hot Gadgets for 2012
