EDA/IP 
SystemVerilog won't kill 'e' language
Keywords: richard goering e systemverilog verification language ieee p1647
[Summary of tips] Some EDA vendors and many users think SystemVerilog will kill specialized verification languages. But backers of Cadence Design Systems Inc.'s "e" language, which is nearing IEEE standardization, say that rumors of the language's death are exaggerated.The "e" language moved a step closer to standardization when an internal roun......Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - SystemVerilog won't kill 'e' languag...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Search EE Times Asia
Peek at Hot Gadgets for 2012
