Wrestling functional verification
Keywords: richard goering functional verification logical design flow acceleration emulation
[Summary of tips] If functional verification already consumes most of the IC logical design flow, as some studies suggest, what's going to happen as chip complexity reaches 10 million or 100 million gates?The answer is sheer chaosunless the functional-verification process can be made more manageable. Coverage-driven verification can help today,......|
Registered already? Login to view complete content.
|

All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

















