Amplifiers/Converters 
Optimal design for an interleaved synchronous buck converter under highslew- rate, load-current transient conditions
Keywords: buck converter microprocessors
[Summary of tips] This app note discusses the core voltages and currents of next-generation, high performanceView the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
Article Comments - Optimal design for an interleaved sy...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is anything on this year's Best of Innovations Design and Engineering Award list!
Search EE Times Asia
Peek at Hot Gadgets for 2012
