T&M 
It's time to move DFT to a higher level
[Summary of tips] Aktouf: The way to enhance DFT processes and increase the testability of SoC is DFT at the RTL.ASIC design for test (DFT) is about to become the next bottleneck in EDA. Current DFT solutions on the market apply only to post-synthesis gate-level netlists, which results in high development costs and unpredictable development time......
Please login or register with us to view this article>>
|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
Article Comments - It's time to move DFT to a higher le...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
