Global Sources
EE Times-Asia
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED
EE Times-Asia > Processors/DSPs
 
 
Processors/DSPs  

Cost-tailoring FPGAs for CE design

Posted: 18 Apr 2005  Print Version  Bookmark and Share Subscribe

Keywords: fpga  asic  altera  co-asic  co-assp 

[Summary of tips] BROKEN_TABLE_ HIDDEN_END -->An obvious benefit of FPGAs is time-to-market. But an equally important and somewhat less evident advantage is their flexibility to accommodate changes in a volatile set of design requirements.During the evolution of a standard, for instance, where each standard-body meeting can bring an incremental......
Please login or register with us to view this article>>
 

Article Comments - Cost-tailoring FPGAs for CE design
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Christmas Wishlist
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top