Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Catch the latest   Vital Signs     Tech Watch     In Asia
EE Times-Asia > T&M
 
 
T&M  

Silterra adopts HPL IP to speed 0.13µm CMOS process

Posted: 19 Jan 2005  Print Version  Bookmark and Share Subscribe

Keywords: hpl technologies  cmos process  tdsram  techxpress  sram 

[Summary of tips] BROKEN_TABLE_ HIDDEN_END -->Silterra Malaysia Sdn. Bhd and HPL Technologies Inc. revealed that their collaborative work has been instrumental in reducing the development and debug time for Silterra's new 0.13µm CMOS process technology. Exercising Silterra's proprietary bitcell in HPL's TechXpress TDSRAM, Silterra was abl......
Please login or register with us to view this article>>
 

votes:   Add to Favorites
Casio licenses packaging technology ...
TSMC validates 90nm process using Me...
Article Comments - Silterra adopts HPL IP to speed 0.13...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
    Kindle Fire Hot CE innovations at the CES

    All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.

Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top