Global Sources
EE Times-Asia
Advanced Search
News
Products
Technical Articles
App Notes
ForumBlogsWhite PapersDatasheetsWebinars
 Challenges & Opportunities 2011   MCU   MEMS   IGBT   processor   LED   RFID
EE Times-Asia > FPGAs/PLDs
 
 
FPGAs/PLDs  

High-speed clock architecture for DDR designs using local inversion

Posted: 10 Dec 2004  Print Version  Bookmark and Share Subscribe

Keywords: xilinx  clock  ddr 

[Summary of tips] This app note provides implementation guidelines for DDR interfaces using the digital clock manager (DCM) and local inversion clocking techniques for Virtex-II Pro devices.View the PDF document for more information.
 

votes:   Add to Favorites
RocketIO X transceiver clock mode sw...
PPC405 lockstep system on ML310
Article Comments - High-speed clock architecture for DD...
Comments:  
*  You can enter [0] more charecters.
*Verify code:
 
Top Ranked Articles
High-quality Articles
Christmas Wishlist
Search EE Times Asia
Peek at Hot Gadgets for 2012
Smart energy "Try explaining to your eight-year-old son that instead of an Xbox, you got him a Wi-Fi enabled smart energy thermostat to help minimize his energy consumption and carbon footprint..."
 

Go to top