EDA/IP 
Signal integrity issues rise with 500Mbps rates
Keywords: signal integrity ic design package soc i/o
[Summary of tips] SoC designs with data transfer rates beyond 500Mbps fall in a gap between traditional design methods and the proposed chip-package-virtual board co-design method.View the PDF document for more information.|
Not yet registered?
 Register FREE to view unlimited features, tutorials and products, and enable any content alert service! |
Registered already? Login to view complete content.
|
| Related Articles | Editor's Choice |
- Signal integrity issues at 10 Gbit/sec and beyond
- Addressing signal integrity issues in high-speed flash devices
- Signal integrity network analyzers tout low cost, built-in calibration
- Tektronix buys signal integrity test developer
- Wrestling with signal integrity issues
- Signal Integrity: Tips and Tricks
Article Comments - Signal integrity issues rise with 50...
Visitor0213
(To avoid code verification, simply login or register with us. It is fast and free!)
Top Ranked Articles
Christmas Wishlist
All I want for Christmas is any of this year's Best of Innovations Design and Engineering Award honorees! Here's the EE Times pick for Top 10 CE gadgets.
Search EE Times Asia
Peek at Hot Gadgets for 2012
